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A process of making a symmetrical self-aligned n-type vertical double-gate MOSFET (n-VDGM) over a
silicon pillar is revealed. This process utilizes the technique of oblique rotating ion implantation (ORI).
The self-aligned region forms a sharp vertical channel profile and decreases the channel length Lg. A
tremendous improvement in the drive-on current is noted. The electron concentration profile obtained
demonstrates an increased number of electrons in the channel injected from the source end as the drain
voltage increases. The enhanced carrier concentration results in significant reduction in the off-state
leakage current and improves the drain-induced barrier-lowering (DIBL) effect. These simulated
characteristics when compared to those in a fabricated device without the ORI method show the
distinct advantage of the technique reported for suppression of short-channel effects (SCE) in nanoscale
vertical MOSFET.
& 2008 Elsevier Ltd. All rights reserved.1. Introduction
Aggressive scaling of complementary metal-oxide semicon-
ducting (CMOS) technology to nanoscale dimensions requires an
innovative approach for overcoming various physical limits. One
such limit is the minimum gate oxide (tOX) thickness required to
limit the undesirable gate leakage. The corresponding short-
channel effects (SCE) include leakage current, drain-induced
barrier lowering (DIBL), threshold voltage (VT) roll-off and velocity
saturation. All these effects need to be carefully examined in
assessing the performance behavior. A channel on a side of an
insulating pillar made of SiO2 in a vertical MOSFET is forecasted to
be an attractive solution [1] for sustaining the scaling of
CMOS technology into nanometer regime. This structure offers a
number of advantages over planar MOSFET [2]. Firstly, the channel
length (Lg) has no dependence on the critical lithography.
Secondly, the vertical MOSFET can double the channel width per
transistor area, leading to an increased packing density and the
drive-on current that is twice as large. Thirdly, a fully depleted
(FD) vertical MOSFET provides an almost ideal sub-threshold
slope and excellent SCE immunity. Considering these advanta-
geous features, the vertical double-gate MOSFET (VDGM) isll rights reserved.
IT, Universiti Malaysia Sabah,
ail_s@ums.edu.mysuitable for high-density, low-voltage, and low-power DRAM
applications.
In general, there are two methods to fabricate vertical MOSFET.
One alternative is to utilize the epitaxial growth such as molecular
beam epitaxy (MBE) [3–5]. However, this approach is not CMOS
compatible. The other alternative is to etch silicon pillars and then
diffuse the implanted dopants [6]. Nevertheless, the minimum
channel length that can be achieved in this way is limited by the
height of silicon pillar and by the thickness of nitride fillets [7].
Non-self-aligned channels also contribute to this problem. As a
result, unacceptable high VT and DIBL, large leakage current and
low drive current are observed for a device with Lg ¼ 125nm. This
limits the scaling of a device to nanoscale. To address these
problems, an oblique rotating ion implantation (ORI) method was
employed for making a self-aligned symmetrical source/drain
region over the silicon pillar. In this way, a sharp vertical channel
profile over a pillar is obtained, which improved the current
drivability and the controllability of threshold voltage [8].
Subsequently, these desirable features are able to suppress the
SCE when scaling the device into the nanometer regime [9–11].
In Section 2, the process simulation [12] leading to the device
structure studied is presented. This is followed by the
device simulation to obtain the I– V characteristics in Section 3.
Section 4 gives the analysis of doping profiles resulting in
electron concentration in the channel. Comparative outcomes
are discussed in Section 5, with and without the ORI method. The
major findings of this work are summarized in the concluding
Section 6.
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Fig. 1. Cross-section of vertical MOSFET with oblique rotating ion implantation
(ORI).
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The proposed device structure is similar to vertical MOSFET
with fillet-local-oxidation (FILOX) for parasitic capacitance reduc-
tion [13]. However, here the structure has been enhanced with a
symmetrical self-aligned source/drain region and a sharp vertical
channel profile over the silicon pillar. The method of ORI is
employed to reveal this unique feature of the device structure. Fig.
1 shows the cross-section view of an n-VDGM fabricated using the
ORI method.
Prior to the device fabrication process, a finer mesh is defined
for the critical area in the vicinity of the channel. The p-type
boron-doped (11019 cm3) silicon wafer /10 0S is used as the
substrate. Dry etch of the silicon pillars is carried out to a height of
about 220nm using nitride masks. Stress relief oxide of 20nmwas
thermally grown using dry oxygen to relieve the stress between
the ensuing nitride layer and silicon. A nitride layer is deposited
that is followed by active area definition through anisotropic dry
etch. Subsequently, formation of FILOX took place by thermally
grown 60-nm-thick oxide layers. The area protected by the nitride
spacers was not affected by oxide growth; thus a thick oxide layer
was formed on the whole active area and on the top of the pillar.
The self-aligned source/drain regions are implanted using 451 tilt
Arsenic with a dose of 61015 cm2 and energy of 150keV. This
process was repeated again after 1801 wafer rotation for the other
side of the pillar (Fig. 1). The stress relief oxide is removed by an
isotropic wet etch leaving an approximately 40-nm-thick FILOX
oxide on the top and bottom of the pillar. A 3nm gate oxide is
thermally grown on the sidewall of the pillar. Then a 200nm in-
situ n+ doped (As, 51019 cm3) polysilicon layer is deposited and
patterned by dry etch. In this way n-type polysilicon spacers are
created on the left and right of the pillar for double-gate
definition. A thick oxide isolation layer was then deposited and
rapid thermal annealing (RTA) at 1100 1C for 0.17min is performed
for dopant activation. Geometrical etch of oxide is done to open a
window for drain electrodes deposited and patterned. A mask is
used to cover the drain electrodes from the subsequent process of
opening source window, depositing aluminum and patterning
source contacts.3. Device simulation
Various electrical characteristics of devices were done by
solving Poisson’s equation and continuity equation numericallyand self-consistently within explicitly defined meshes of the
devices. The electrical potential energy and electronic band
structures can be computed using Poisson’s equation. Continuity
equations for electrons and holes are then used to calculate the
current densities of electrons and holes. The Boltzmann transport
framework is used in solving these two equations. The relation-
ship between the current density of electrons/holes and carrier
concentration as well as the quasi-Fermi potential is exhibited
during this self-consistent process. Since vertical MOSFET is a
non-planar device, the correlation between carrier mobility,
carrier concentration, temperature and the electric field can be
described as a semi-empirical equation presented in Ref. [14]. In a
low electric field, the carrier mobility is given by three
components that are combined using Matthiessen’s rule
m1T ¼ m1AC þ m1b þ m1sr (1)
mAC is the surface mobility limited by scattering with acoustic
phonons given by
mAC ¼
B
E?
þ CN
1=8
TLE?
(2)
where B ¼ 4.75107 cm/s, C ¼ 1.74105, N is the total doping
concentration, E? the transverse field and TL is the lattice
temperature in Kelvin. mb is the mobility limited by scattering
with optical intervalley phonons given by
mb ¼ m0 þ
mmðTL=300Þ2:5  mo
j k
1þ ðNA=CrÞ0:680
 m1
1þ ðCs=NAÞ2
(3)
where mo ¼ 52.2 cm2/(V s), mm ¼ 1417 cm2/(V s), m1 ¼ 43.4 cm2/
(V s), Cr ¼ 9.861016 cm3, Cs ¼ 3.431020 cm3 and NA is the
total density of impurities. msr, the surface roughness factor for
electrons, is given by
msr ¼ d=E2? (4)
where d ¼ 5.821014 cm2/(V s). The mobility degradation due to
presence of the electric field is given by the relation
mnðEkÞ ¼ mn0½1=1þ ðmn0Ek=VSATNÞ
1
2 (5)
where mn0 is the electrons low-electric-field mobility and EJ is the
longitudinal electric field in the direction of current. VSATN is the
saturated drift velocity calculated from the temperature-depen-
dent model [15]
VSATN ¼ n=1þ C expðTL=yÞ (6)
where vn ¼ 2.4107 cm/s, C ¼ 0.8 and y ¼ 600K. The recombina-
tion behaviors between electrons and holes are described by
Shockley–Read–Hall equation with fixed carrier lifetimes. An
interface fixed oxide charge of 31010 C/m2 is assumed with the
presence of an n-type polysilicon gate.4. Device profiles analysis
The vertical and horizontal doping profiles of the device are
shown in Fig. 2. The effective channel length Lg is 50nm as
observed in Fig. 2(a). Also shown is the boron-doping profile
ranging from 51018 to 7.451018 cm3 in the channel. Arsenic-
doping profiles for the source and the drain have a peak value of
2.601020 and 3.531020 cm3, respectively. In Fig. 2(b) the
silicon thickness tsi ¼ 136nm is shown, which indicates the
partially depleted (PD) operation of the device. The junction
depth for the source is 106nm, giving a sheet resistance of 33O/
sq. The junction depth for the drain is 126nm, giving a sheet
resistance of 16O/sq. The high body doping is needed for
overcoming SCE [16]. The degradation of the carrier mobility
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Fig. 2. Doping profile of vertical double-gate MOSFET (a) vertical doping shows
region doping & Lg ¼ 50nm (b) horizontal doping shows tsi ¼ 136nm.
Fig. 3. Electron concentration profile of vertical double-gate MOSFET for both with
and without the ORI method at VDS ¼ 2V and VGS ¼ 0V.
Fig. 4. Sub-threshold characteristics of vertical double-gate MOSFET for both with
and without the ORI method at VDS ¼ 25mV and Lg ¼ 90nm.
I. Saad, R. Ismail / Microelectronics Journal 39 (2008) 1538–15411540inside the nanoscale channel will effectively reduce the leakage
current and sustain the threshold voltage roll-off. The low source
and drain sheet resistance suggest that the ORI method can
control the junction depth in enhancing the drive-on current.
Fig. 3 illustrates the electron concentration profile along the
vertical channel from the source to the drain region approxi-
mately 2nm below the Si–SiO2 interface for both vertical
MOSFETs fabricated with the ORI and without ORI technique at
VDS ¼ 2V and VGS ¼ 0V. As depicted in Fig. 3, vertical MOSFET
with the ORI device has a larger concentration of electrons inside
the channel injected from the source as the drain voltage
increases compared to that without the ORI method. This is
mainly due to the symmetrical self-aligned source/drain region
over the silicon pillar during the tilted and rotated ion implanta-
tion process. Therefore, the off-state leakage current and DIBL
effect can be reduced significantly. In addition, the self-aligned
regions create a sharp vertical channel profile over the silicon
pillar and reduce the channel length. As a result, an improved
drive-on current can be observed prominently.5. Results and discussion
Fig. 4 demonstrates the comparison of sub-threshold char-
acteristic for 90nm VDGM in ORI and without the ORI device at
VDS ¼ 25mV. The off-state leakage current Ioff due to electrons
diffused into the substrate is shown to be lower by at least two
decades in an ORI device. A significant decrease in sub-threshold
swing and threshold voltage is visible in Fig. 2 for an ORI device.
The sub-threshold swing declined from 160 to 100mV/dec and
the threshold voltage VT from 1.2 to 0.56V without and with the
ORI method, respectively. Higher drive-on current Ion is observed
in the ORI device, which increased by a factor of 2 as compared to
that without the ORI method. The measured DIBL defined as
VT(Vds ¼ 0.025V)VT(Vds ¼ 1.0V) is 94 and 156mV/V with and without
the ORI method, respectively. These results confirm that the
symmetrical self-aligned source/drain region has significantly
suppressed SCE by enhancing the vertical channel profile over the
silicon pillar.
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Fig. 5. Output characteristics of vertical double-gate MOSFET for both with and
without the ORI method at VGS ¼ 1.0V and Lg ¼ 90nm.
Fig. 6. Sub-threshold characteristics of vertical double-gate MOSFET for the
fabricated device [7] and without the ORI method device at VDS ¼ 25mV, 1.0 V and
Lg ¼ 125nm.
I. Saad, R. Ismail / Microelectronics Journal 39 (2008) 1538–1541 1541Fig. 5 illustrates the comparison of output characteristics for
90nm VDGM in ORI and without the ORI device at VGS ¼ 1.5V.
Due to the presence of non-self-aligned source/drain regions
without using the ORI method, most of the injected electrons from
the source are diffused into the substrate rather than swept away
by the channel electric field. This increases the leakage current,
thereby degrading the drain saturation current IDSAT prominently
as indicated in Fig. 5. IDSAT ¼ 50 mA/mmwithout the ORI method is
very low. It enhances to IDSAT ¼ 200 mA/mm in an ORI device. In all
respects, the ORI method presents a distinct advantage in
improving the device performance.
In validating the simulation process, the simulated and
experimental results of a device not using the ORI method are
shown in Fig. 6. Excellent agreement between the simulated and
experimental results on the 125nm [7] device is indicative of the
fact that the simulation process and the parameters used are valid.
Fig. 6 also shows the high leakage current in the sub-threshold
region and lower drive-on current in the saturation region.
Therefore, the ORI method is distinctly advantageous.6. Conclusion
Unique features of the vertical double-gate NMOSFET (VDGM)
structure using the oblique rotating ion implantation (ORI)
method is studied by means of device simulation and compared
with fabricated device. With the ORI method, symmetrical self-
aligned source/drain regions over the silicon pillar and sharp
vertical channel profile are obtained. Sharp vertical channel
profiles have increased the numbers of electrons in the channel
injected from the source and decreased the channel length. These
have improved the sub-threshold swing, drive-on current, leakage
current, DIBL and drain saturation current significantly. The sub-
threshold swing is shown to decline from 160 to 100mV/dec and
the threshold voltage VT from 1.2 to 0.56V, respectively. The drive-
on current, Ion, has increased by a factor of 2 while DIBL reduced to
94mV/V for Lg ¼ 90nm. The drain saturation current IDSAT is
shown to be sharply increased from 50 to 200 mA/mm. All of these
results indicated that the SCE have been improved tremendously.
The simulation process has been validated using the available
experimental data. It is found that in many aspects the ORI
method presents a distinct advantage in improving the device
performance. Therefore, utilizing the ORI method in fabricating
the unique structure of vertical MOSFET is prominently needed as
scaling to the nanometer regime.
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